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ABSTRACT
The Flicker or 1//noise dominates the noise spectrum at low frequency. A serious
concern forMOSFETs for circuit application is much higher flicker (1//) noise because of
the heterogeneous interface between silicon (Si) and silicon dioxide (Si02). Very high
intrinsic flicker noise of CMOS transistors becomes a drawback for low-Intermediate
Frequency (IF) or direct-conversion architectures. In spite of extensive research and
efforts to understand the low-frequency noise origin in semiconductor devices, there
exists no unique theory to explain the low-frequency noise generation mechanism.
Flicker noise in MOSFETs is usually perceived to be caused by carrier density
fluctuations, which is result of interaction of free carriers with oxide traps via interface
states. The most widely accepted theories to explain the flicker noise generation
mechanism in MOSFETs are the number fluctuation model proposed by McWhorter
based on the tunneling transitions between traps in the oxide and channel carriers, and the
mobility fluctuation model, which is described by Hooge's empirical relation. Correlated
low frequency noise models, which incorporate both the number fluctuation and
correlated surface mobility fluctuation, have also been studied. This work presents a
physics-based, analytical model for low-frequency or 1//noise in single- and double-gate
MOSFETs. The model is an extension of a correlated low frequency noise model. The
developed model takes into account the effects of quantization in the silicon channel,
short channel characteristics of the device, and effective trap levels contributing to low-
frequency noise generation mechanism. The inclusion of quantum effects is based on a
self-consistent solution of Poisson and Schrbdinger equations in the silicon inversion
IV
layer. For low-frequency noise calculation, both the number induced and correlated
mobility-induced perturbations caused by the channel
carriers'interactions with the oxide
states are considered. The physical parameter, effective oxide trap levels at the
semiconductor-insulator interface, is modeled using the Hooge parameter and is
correlated with inversion charge of the device. The model has been used to predict the
low-frequency noise characteristics of a single-gate (bulk) device, a single-gate (SOI)
device and a double-gate (SOI) device.
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Chapter 1
Introduction
1.1 Introduction
1.2 Literature review
1.3 Thesis contribution
1.4 Thesis organization
1.1 Introduction
The definition of noise is "A disturbance that obscures or reduces the clarity of a
signal". The source of this noise can be classified into two categories. One is artificial
noise created by numerous noise sources from the environment. The other source of noise
is fundamental noise created by the circuits or devices. The intrinsic noise in a
semiconductor device is generated by several different mechanisms. In Metal-Oxide-
Semiconductor Field Effect Transistors (MOSFETs), there are two major sources of
noise: flicker (\lf) noise and thermal noise. The name "flicker
noise"
refers to noise
phenomena with a spectrum of the formAr/f, where A is a constant, / is the current, /is
the frequency, and the exponents J3 and a are empirical constants. Flicker noise
dominates the noise spectrum at low frequency. Flicker noise was first observed in
vacuum tubes seventy-nine years ago [1]. It gets its name from the anomalous "flicker"
that was seen in the plate current. Flicker noise is also commonly called 1// noise,
because the noise spectrum varies as 1//*, where the exponent a is very close to unity (a
= 1 0.2). Fluctuations with a 1// power law have been observed in practically all
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electronic materials and devices, including homogenous semiconductors, junction
devices, metal films, liquid metals, electrolytic solutions, etc. In addition it has been
observed in mechanical, biological, geological, and even musical systems.
MOSFETs have emerged as a good substitute for bipolar junction transistors
(BJTs) in analog and RF circuit applications. However, a serious concern for MOSFETs
in analog circuits is much higher flicker (1//) noise because of the heterogeneous
interface between silicon (Si) and silicon dioxide (Si02). Low-frequency noise, also
known as IIfnoise, is observed in almost every electron device and has been the center of
attention for the last few decades [2]. Recent advances in process technology allow the
realization of ultra low-power consumption RF CMOS receivers operating in the multi-
GHz frequency range with a supply voltage as low as 1 V [3]. The flicker or 1// noise
dominates the noise spectrum at low frequency and very high intrinsic flicker noise of
CMOS transistors becomes a drawback for low-Intermediate Frequency (IF) or direct-
conversion architectures. The flicker noise raises the noise floor accompanying the
signal, which has been translated to zero IF, in the baseband circuits. It can be a
detrimental factor in the performance of high-frequency nonlinear circuits such as mixers
and oscillators. In the down-conversion mixer, it significantly degrades the noise figure at
low output IF. In Voltage Controlled Oscillators (VCO), the low frequency noise raises
the phase noise at the 25 kHz offset where the adjacent channel lies. For the scaled-down
transistors required by RF circuits, the 1//noise component might exceed the white noise
component up to several megahertz [4]. Furthermore, 1// noise drastically increases as
devices are scaled down to deep sub-micron size. Therefore, it is imperative to study and
analyze 1//noise in MOSFETs.
1.2 Literature review
In spite of extensive research and efforts to understand the low-frequency noise
origin in semiconductor devices, there exists no unique theory to explain the low-
frequency noise generation mechanism. Flicker noise in MOSFETs is usually perceived
to be caused by carrier density fluctuations, which is the result of interaction of free
carriers with oxide traps via interface states [2]. Several theories have been proposed to
account for 1// noise in MOSFETs, the most widely accepted being the number
fluctuation model proposed by McWhorter based on tunneling transitions between traps
in the oxide (called oxide traps) and channel carriers [5], [6], and the mobility fluctuation
model [7 11], which is described by Hooge's empirical relation [7]. The number
fluctuation (AN) model and mobility fluctuation model (A^), initially perceived to be
mutually exclusive, have been used to explain the behaviors of 1// noise. More research
has led to the conclusion that both processes are present, but one of them dominates [12].
For long channel devices, it has been accepted that AN noise introduced by trapping and
detrapping of channel carriers into defects dominates in NMOS transistors, and that bulk
A// noise introduced by mobility scattering dominates in buried channel PMOS transistors
[13 15]. As buried channel PMOS transistors have a channel at a larger distance from
Si-Si02 interface, they are believed to be less noisy because of a lower probability of
trapping and detrapping process than in surface channel NMOS transistors [15 17].
However, as devices are scaled down to deep sub-micron, buried channel PMOS
transistors are forced to become a surface channel device to reduce the short channel
effects, such as drain-to-source leakage current. As a result, both NMOS and PMOS 1//
noise is now being governed by the same dominant noise generation mechanisms.
The McWhorter theory was proposed for low-frequency noise in germanium and
assumes that origin of fluctuations is the tunneling of charge carriers at the
semiconductor surface to and from traps, which are located close to the interface [2].
According to number fluctuation theory, the origin of flicker noise in MOSFETs is a
surface phenomenon and is attributed to random trapping and detrapping processes of
charges in the oxide traps near the Si-Si02 interface. The charge fluctuation results in
fluctuation of the surface potential, which modulates the channel carrier density. The
number fluctuation theory assumes that the channel can exchange charges with the oxide
traps through tunneling. Extensive noise data have been reported, which support AN
theory showing good correlation between flicker noise power and interface trap density
[6, 18 20].
Opposite to the ANmodel is the so-called mobility fluctuation (A^) theory, which
considers mobility fluctuations as the origin of low-frequency noise, and for a
homogenous semiconductor, assumes a volume and not a surface origin for this noise [7].
It is based on Hooge's relation for the spectral density of flicker noise and is purely
empirical in nature. The mobility fluctuation theory proposes that the fluctuation of bulk
mobility in MOSFETs is induced by fluctuations in phonon population through phonon
scattering [9, 10]. Hooge and Vandamme's experiments on Ge and GaAs showed that
only lattice phonon scattering gives 1// noise [9]. Jindal and Zeil also showed that lattice
phonon scattering is responsible for mobility fluctuation 1// noise [10]. Later, they
proposed a physically based mobility fluctuation model in 1981 [11]. According to this
model, the mobility fluctuation 1//noise is caused by slow fluctuations in mean free path
length of carriers.
To explain the low frequency noise in MOSFETs, the number fluctuation model
has been predominantly used for NMOS and mobility fluctuation model has been used
for PMOS. Some authors insist that the behavior of 1//noise of both NMOS and PMOS
can be explained by the number fluctuation model alone [21]. However, as devices are
scaled down, these two models separated from each other cannot completely explain the
low frequency noise as much more complicated physics are involved in the noise
phenomena, including short channel effects [22], source/drain resistance [8, 23], quantum
effects [24], RTS noise [25, 26], hot carrier effects [27, 28], and the correlation between
number fluctuation and mobility fluctuation [25, 29]. Both the number fluctuation model
and the mobility fluctuation model will be discussed in detail in Chapter 2 (Section. 2.2).
The inability of both the number fluctuation and mobility fluctuation models to
completely explain the 1//noise in MOSFETs can be understood by the fact that both of
them are derived assuming only one prevailing noise source, whereas the drain current
fluctuations are associated with drain conductance, which in turn is proportional to both
carrier number and mobility. Surya et al. have combined the number and mobility
fluctuation models, but treating those as uncorrelated [30]. As the carrier number
fluctuation causes correlated mobility fluctuation by columbic scattering due to trapped
oxide charges, the mobility and number fluctuations should be treated in a correlated
manner [25, 29]. The unified flicker noise model for MOSFETs is based on correlation
between carrier number fluctuation and mobility fluctuation with respect to fluctuation in
trapped oxide charges [25].
1.3 Thesis contribution
This work is primarily an extension to the unified flicker noise model for
MOSFETs. The unified flicker noise model [25] uses a semi-empirical fit to characterize
the equivalent oxide-trap density represented by N*(Efr) that produces the same noise
power if there is no contribution from mobility fluctuations. The three technology
dependent parameters in the unified model are extracted from a global fit of the drain
current noise characteristics measured in the strong inversion region. Celik et al. [31]
proposed another empirical model to characterize oxide-trap energy distribution and
subsequently low-frequency noise. In this work, the oxide-trap energy distribution is
related with channel carrier number using Hooge's parameter, thus reducing the number
of empirical constants to one as compared to three in the unified model.
As the MOSFET size scales down, the physical oxide thickness gets thinner, and
the potential well under gate oxide splits the energy bands into subbands and causes
quantum mechanical effects. Thus, the classical theory for calculation of charge under the
gate is no longer accurate in sub-micron regime. As the devices under consideration in
this work belong to the sub-micron regime, quantum mechanical calculations have been
used instead of classical calculations.
Numerous effects have surfaced as a result of continuous scaling ofMOSFETs to
the nanometer range. New device architectures such as Silicon-On-Insulator (SOI)
MOSFETs, Double Gate FETs (DGFETs), FinFETs, Tri-Gate FETs etc. are being
devised to combat arising problems. More study is still needed for a deeper physics based
understanding of noise behavior in nanoscaled electron devices. This work aims at
physics based modeling and characterization of nanoscaled non-conventional FETs, and
extending the existing low frequency noise theory ofMOSFETs to these structures. The
model developed in this work is used to simulate three types of devices, which are single-
gate (BULK) MOSFET, single-gate (SOI) MOSFET and double-gate (SOI) MOSFET.
The steps followed in the modeling of low frequency noise are listed below:
1) Self-consistent solution of Schrbdinger and Poisson equation to obtain charge
under the gate with respect to gate voltage at Si-Si02 interface.
2) Implementing the charge control model obtained in previous step to devices
under study.
3) I-Vmodeling of devices under study.
4) Modification of unified low frequency noise theory and implementation of model
to devices under study.
1.4 Thesis organization
In Chapter 2, low frequency noise theory and its modeling have been described.
The natures of the Si-Si02 interface and key factors which can affect 1// noise of
MOSFETs are discussed to provide the required background. The existing noise models
based on number fluctuation, mobility fluctuation and the correlated fluctuation are
described. In Chapter 3, the quantum mechanical model used to calculate inversion
charge under the gate is described. Chapter 4 discusses the I-V modeling of three
different types of devices under study, namely single-gate (BULK) MOSFET, single- and
double-gate (SOI) MOSFETs. In Chapter 5, the simulation results are presented and
analyzed. Finally, the work is summarized in Chapter 6 and further necessary studies are
suggested.
GhapterZ
Low frequency noise theory and modeling
2. 1 Theory of low frequency noise
2.2 Existing models and their limitation
2.3 This work - modified correlated low frequency noisemodel
2.1 Theory of low frequency noise
In order to study and analyze \lf noise of MOSFETs, knowledge of the
fundamental features of the Metal-Insulator-Semiconductor (MIS) system as well as the
physical nature of electrons, holes, traps and interaction between carriers and the traps is
needed. These traps and carriers are directly involved in the noise generation mechanisms
such as trapping-detrapping and scattering. Specifically, the characteristics of traps in
Si02 and at the Si-Si02 interface are important as they are directly related to the
magnitude of 1//noise ofMOSFETs. Hence, it is critical to study the nature of the traps
as well as their interaction with channel carriers, in order to understand the parameters
affecting 1//noise phenomenon.
There are four general types of charges associated with Si-Si02 system [32].
These are described below:
(1) Fixed oxide charge (Qj, Nf): A positive charge, primarily due to structural defects
in the oxide layer. The density of this charge, whose origin is related to the
oxidation process, depends on oxidation ambient and temperature, cooling
conditions, and on silicon orientation. The fixed oxide charge does not interact
with silicon layer.
(2) Mobile ionic charge (Qm, Nm): These charges are due to ionic impurities such as
Li+, Na+, K+ etc. Negative ions and heavy metals may also contribute to this
charge.
(3) Interface trapped charge (Qit, Nit): These charges are located within the silicon
forbidden gap at the Si-Si02 interface. Unlike a fixed oxide charge, an interface
trapped charge reacts strongly with the underlying silicon and can thus be charged
or discharged, depending on the surface potential. These types of charges are also
called surface states, fast states and interface states.
(4) Oxide trapped charge (Qot, Not): These charges may be positive or negative as a
result of a hole or an electron trapped in the bulk of the oxide. Trapping may
result from ionizing radiation, avalanche injection, or other similar processes. The
oxide trapped charges have generally been found to be positive, inducing negative
charges in the silicon. Additionally, they communicate with the underlying silicon
through trapping-detrapping processes. Unlike fixed oxide charge, this type of
charge is generally annealed out by low temperature treatment, although neutral
traps may remain.
The interface traps and oxide traps are involved in trapping-detrapping channel
carriers (electrons for NMOS and holes for PMOS). From here on, interface traps and
oxide traps will be used to represent the traps located at the Si-Si02 interface and in
Si02, respectively. The interface traps are distinguished from oxide traps by their
location, thus by their shorter relaxation time constants than those of the oxide traps.
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Therefore, the interface traps contribute to relatively high frequency components of
1// noise compared to the oxide traps whose time constants are longer that those of
the interface traps and have a wide range of time constants, which are necessary to
generate 1//noise spectrum. In addition to their contribution to 1//noise, both types of
traps affect DC characteristics of MOSFETs [33]. The interface traps degrade the
subthreshold slope and the oxide traps shift the threshold voltage.
The traps in the Si-Si02 system have been extensively studied. The techniques
used include quasi-static C-V measurement [34], negative bias stress method [35],
bias-temperature stress method [36], avalanche electron injection method [37], dual-
transistor charge-pumping method [38], electron spin resonance technique [39], dual-
transistor border trap charge separation method [40], irradiation and annealing
technique [41], MIS conductance technique [42], and radiation method [43]. The
interface traps are generally classified as donor-like or positive when empty and
acceptor-like or negative when filled with an electron. The interface trap density
strongly depends on the orientation of silicon due to different number of dangling
bonds at the interface [42]. Application of a voltage across the Si-Si02 interface
results in bending the energy bands near the interface. The potential in the silicon
bulk is different from the potential at the interface, because of the band bending at
Si-Si02 interface. The potential difference between the Si-Si02 interface and silicon
bulk is defined as surface potential. The charge state of the interface traps is a strong
function of the surface potential.
The oxide-traps are generally believed to be donor-like and the density of the
oxide traps is independent of the oxide thickness and the surface potential, thus
11
applied gate bias [44]. This can possibly be used to explain typically observed higher
1// noise for NMOS than PMOS as donor traps communicate more with electrons
than with holes.
The other important physical factors that contribute to the low frequency noise
generation mechanism are effective mobility fluctuation, potential barrier for electron
or hole injection into an oxide film, and capture cross section of oxide traps [2]. The
correlated models show that the correlated number and mobility fluctuation terms are
proportional to effective mobility and the pure mobility fluctuation term is
proportional to the square of the effective mobility of a hole or an electron [25]. One
of the major reasons for higher 1//noise in NMOS than PMOS transistors is the lower
injection barrier for electrons than for holes to tunnel into an oxide film [41]. The
value of potential barrier for electron injection into an oxide film is 3.1 eV, while
conesponding value for a hole is 4.7 eV. The capture cross section of electron traps in
oxide is larger (1012 cm2) than that of a hole (3 x
10"13
cm2), which makes it easier
for the oxide traps to capture electrons than holes [45].
The existing models to explain the theory of low frequency noise in MOSFETs
and their limitations are discussed in next section.
2.2 Existing models and their limitation
2.2.1 McWhorter number fluctuation model
McWhorter first proposed the number fluctuation model in 1957 [5]. Later, based
on McWhorter's theory, many other authors have verified this noise mechanism. As
12
already explained in the previous section,
McWhorter'
s number fluctuation model is
based on the fluctuation in channel carrier density that is caused by random trapping and
detrapping of oxide charges at Si-Si02 interface by oxide and interface traps. According
to this model, low-frequency noise is proportional to the effective trap density, whose
energy levels are located near the quasi-Fermi level of the inversion charge carriers. This
has been verified through available experimental data [25]. The interface traps and oxide
traps provide additional energy states. These states communicate randomly with the free
charges in the channel. This mechanism obeys the Shockley-Read-Hall (SRH) statistics.
By using these statistics, the mean square fluctuation of the number of trapped carriers in
a volume AV = (Wdxdy) at a specific position is given by:
AAU = ^
x = trapping time constant (sec),
Ntrap = trap density per unit volume (cm"3),
/, = [1+ exp ( Et-
Efn)/kT_~x
= probability of trap being filled by an electron under steady
state condition,
k = Boltzmann constant (J/K),
T = absolute temperature (K),
CO = 2nf, the angular frequency (rad/sec),
Et = trap energy level (eV), and
Eft, = electron quasi-Fermi level (eV).
The fluctuation ANt causes fluctuations in the channel free carriers AN that in turn
cause fluctuation in the channel current. It is assumed that the channel can exchange
charges with the oxide traps through tunneling. Although extensive experimental data
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support this model, it fails to provide an adeuate explanation of the effect of correlated
surface mobility fluctuation contribution to low-frequency noise.
2.2.2 Hooge mobility fluctuation model
In contrast to the number fluctuation model, the mobility fluctuation model
considers the flicker noise as a result of fluctuation in bulk mobility [7, 8], based on
Hooge's empirical relation for the spectral density of flicker noise in a homogeneous
sample:
% =-^- (2-2)
where, Id is the mean current flowing through the sample, 5/d is the noise current power
spectral density, /is the frequency, Njotai is the total number of free carriers in the sample
and an is Hooge's parameter. Hooge's mobility fluctuation model assumes a volume, not
a surface, origin for low-frequency noise. As mentioned in Section. 1.2, this theory
proposes that the fluctuation in bulk mobility is induced by phonon scattering. But in
MOSFETs, other scattering mechanisms such as impurity scattering, surface roughness
scattering, etc. exist. Thus, Hooge's parameter should be properly modified while
calculating the low-frequency noise. The value of Hooge's parameter, an, is found to
have a universal value of about 2 x
10"3 for homogenous silicon samples [2]. However,
for MOSFETs, the value of Hooge's parameter was found to be one or several orders of
magnitude smaller [25]. Also, the dependence ofHooge's parameter on the gate bias and
oxide thickness has been observed [46], which contradicts Hooge's mobility fluctuation
theory. The failure ofHooge's mobility fluctuation theory can be attributed to the fact that
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(2-2) is only valid for homogenous devices. For a non-homogenous device, the
differential form of the equation must be used.
2.2.3 Correlated low frequency noise model
Since neither the number fluctuation model nor the mobility fluctuation model
was able to explain the low frequency noise generation mechanism completely, correlated
models were introduced. Correlated low frequency noise models incorporate both number
fluctuation and correlated surface mobility fluctuation. One such model is a simulation-
oriented unified low frequency noise model, proposed by Hung et al. [25] based on the
investigation of random telegraph noise in sub-micron MOSFETs. The study of random
telegraph noise revealed that the charge fluctuations in the oxide traps generate noise by
modulating the carrier mobility, in addition to the carrier number. The unified model
incorporates both the number fluctuation and surface mobility fluctuation mechanisms.
The surface mobility fluctuation is attributed to the Columbic scattering effect of the
fluctuating oxide charges. The basis of correlation of number and mobility fluctuation is a
common origin, which is oxide charge fluctuation. This model has a functional form
resembling that based on the conventional number fluctuation model. But at certain bias
conditions, the unified model can be reduced to the form compatible with bulk mobility
fluctuation model. The calculation ofHooge's parameter value using unified noise model
simulations shows same magnitude and bias dependence as reported experimentally [25,
46]. The limitation of the unified model is modeling of equivalent oxide trap density
contributing to flicker noise using three technology dependent empirical fitting
parameters. A global fit of the drain current noise characteristics measured in strong
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inversion is used to extract the three empirical parameters that characterize the oxide trap
energy distribution and mobility fluctuations.
2.3 This work - Modified correlated low frequency noise model
This work models the low-frequency noise in devices based on the unified flicker
noise model, which incorporates both the number fluctuation and correlated surface
mobility fluctuation mechanisms [25]. The random variation in the amount of trapped
oxide charge introduces correlated channel carrier number and mobility fluctuations. The
equivalent oxide trap density contributing to flicker noise is modeled in Hung et al., using
three technology dependent empirical fitting parameters, whereas this work correlates the
equivalent oxide trap density near electron quasi-Fermi level with the inversion charge
control of the device using the Hooge parameter.
A cross-section of the single-gate FET is shown in Fig. 2. 1 . Let N, N,, Id and /%
be the number of channel carriers per unit area, the number of occupied traps per unit
area, the drain current and the effective mobility, respectively.
Fig. 2.1: Cross section of single-gate (BULK) MOSFET.
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Let (x, y, z) be the coordinate system, where jc is in the direction perpendicular to
the gate oxide with its origin at Si-Si02 interface, y is in the direction of the length L, and
z is in the direction of the width W. Considering a section of the channel with width W
and length Ay, the resulting fractional change in the local drain current can be expressed
as:
dl^ 1 dAN 1 tyeff BAN, (2-3)
A/V dAN, jueff dAN,
where, AN = NWAy and AN, = NtWAy. The ratio of the fluctuations in the carrier number
to fluctuations in the occupied trap number, R, is close to unity at strong inversion but
assumes a smaller value at smaller bias conditions [47, 20]. A general expression for R is
[20]:
* =-^- = S (2-4)
dAN, C. +q+C.+Q
where, Cox, Q, Cd, and C are gate capacitance components associated with oxide layer,
inversion layer, depletion layer, and interface traps, respectively.
The mobility model based on Matthiessen's rule is used to evaluate correlation of
fluctuations in effective mobility to fluctuations in trapped oxide charges. Matthiessen's
rule is given by:
1
= + = + aN, (2-5)
Meff Mn Mo, Mn
where, /4 is the bulk carrier mobility that incorporates phonon scattering, impurity
scattering, surface roughness scattering, fioX is the mobility limited by oxide charge
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scattering [48] and a is the scattering coefficient (V-sec). Using ANt = N,WAy, simple
mathematical analysis on the basis of (2-5) gives
Moff aju.W
dAN, WAy
Substituting (2-6) and (2-4) into (2-3) gives
(2-6)
d/r R_
N
+ aju.eff
dAN.
WAy
(2-7)
The power spectrum density of the local current fluctuation is given as [25]:
^fl(y,/) =
' h V(R
WAy
+au
N
'eff s,{y,f) (2-8)
where, SM (y,/) is the power spectral density of the mean square fluctuations in the
number of the occupied traps over the area WAy. According to the conventional theory of
number fluctuations [2], Sm is given by
SAN,(yJ)= [l'4N,(E,x,y,z)Ayf, (!-/,)-
r(E,x,y,z)
+ a>2T2(E,x,y,z)
AzAxAE (2-9)
where, N,(E,x,y,z) is the distribution of the traps in the oxide and over the energy,
z(E,x,y,z) is the trapping time constant,/ = [1+ exp ( E, -
E^/kT]'1 is the trap occupancy
function, Ejh is the electron quasi-Fermi level, CO = 27i/is the angular frequency, Tox is the
oxide thickness, and Ec - Ev is the silicon energy gap. Assuming that the probability of an
electron penetrating into the oxide decreases exponentially with the distance from the
interface, the trapping time constant is given by:
r = T0{E)exp{yx) (2-10)
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where, Tq(E) is the time constant at the interface and yis the attenuation coefficient of the
electron wave function in the oxide [6]. For the Si-Si02 system the WKB theory for the
carrier tunneling predicts that y =
108 cm'1[25]. Assuming a uniform trap distribution for
0 < x < X) and zero trap outside, which is true when xj is chosen such that traps for x > xj
have a time constant x that is so long that their effect on the noise cannot be measured,
we have normalized distribution as:
Ax
_
At/t
(2-11)
*i ln(V7o)
for Xo < x < Xi and zero outside that interval [2], where % \ is the time constant of trap at xj.
As the major contribution to noise will be from the traps around Eft,, and since/(l-/) has
a sharp peak at E = Eft, using (2-10) and (2-1 1), the integral in (2-9) can be evaluated as:
S^(y.f)-N,(Et)^SL (2-12)
Detailed derivation of (2-12) is provided in the Appendix. The total drain current noise
power is given by [2]:
S^ = jftF^'f">dy (2"13)
where, L is the gate length, F{y,f) = SAlo{y,f)Ay and SAId (y,/) is the spectrum of
the primary current fluctuation in the section Ay aty. Substituting (2-12) into (2-8), and
evaluating (2-13) we get (see Appendix):
kTli ^
" 2
'.W-jjfe{**)
R
dy
=Z^Ni{EM)(i+^Mr*)2*v (2-14)
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The only unknown in the above equation is Nt(Efn), for which various low-frequency
noise models use an empirical fit to match the experimental noise data. The equivalent
oxide-trap density is characterized using three technology dependent empirical
parameters extracted from a global fit of the drain current noise characteristics in the
unified low frequency noise model [25]. In this work, the oxide-trap energy distribution
is related to channel carrier number using Hooge's parameter. According to Klassen's
theory of low frequency noise [49], the power spectral density of the mean square
fluctuations in the number of occupied traps per unit area is given as:
san,^^^t (2_15)
where Cfeis Hooge's parameter. Equating (2-15) with (2-12), we have:
aHAN
=
N,{Efil)kTWAy
f 7f
(2-16)
For MOSFETs in the strong inversion region:
^L = C0XW{VGS-VTH-V(y)) (2-17)
Ay
where, VGs is applied gate-to-source voltage, Vth is threshold voltage of the device, and
V(y) is the potential varying along the channel on application of voltage at drain.
Substituting (2-17) into (2-16), we have:
N.iE^kT aHC0X(Vcs-VTH-V(y))
= t^-lo)
r q
The above equation shows the dependence of oxide-trap energy distribution on channel
charge and applied bias, a result which is experimentally verified [50].
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In this work, with accurate quantum mechanical modeling of channel charge, the
above relationship has been used to calculate the resultant drain current noise power
spectrum integral in (2-14). The drain current has been modeled based on the analytical
models presented in Chapter 4. The results of quantum analysis, I-V modeling and low
frequency noise calculation are presented and discussed in Chapter 5.
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Chapter!
Quantum Mechanical Modeling
3.1 Introduction
3.2 Limitations of classical charge control model
3.3 Quantum mechanicalmodel
3.1 Introduction
Modem silicon technology has already been pushed well into the submicron
regime, now approaching at a laboratory level the nanometer feature size. Under such
conditions, quantum effects in the inverted channel ofMOSFETs become important and
strongly influence the device behavior and performance.
In a p-type semiconductor, when the energy bands near the surface are bent down
enough that the conduction band lies near or below the Fermi level, an n-type inversion
layer is formed. This band bending can be introduced by the presence of positive charges
at or near the surface associated with impurity ions or other Coulomb centers, or by
applying an electric field to the surface [51]. As the devices are continually scaled down
to smaller dimensions, accurate inversion charge modeling has become very important
for modeling their electrical characteristics.
The following different techniques have been used for the evaluation of charge
density in the inversion layer [52]:
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1) The simplest technique, often referred to as the classical inversion charge control
model in literature, assumes that the inversion charge depends linearly on gate
voltage in strong inversion. This model considers the inversion layer charge as a
sheet charge and overestimates the inversion charge density at the Si-Si02
interface. The model is based on Maxwell-Boltzman and Fermi-Dirac statistics.
The limitations of this model are discussed in next section.
2) Another technique is deriving the inversion charge directly from gate-channel
capacitance measurements through numerical integration. This method is referred
to as the split C-V method. This is an experimental way of measuring inversion
charge density, and depends heavily on sensitivity and accuracy of instruments
used.
3) Another way of obtaining inversion charge density is solving the
Poisson- Schrddinger equations self-consistently. This technique, referred to as
quantum mechanical modeling, accounts for finite inversion charge thickness,
energy level quantization at Si-Si02 interface in MOS structures, and predicts the
inversion charge carrier density accurately. The details of quantum mechanical
modeling are discussed in Section. 3.3.
3.2 Limitations of classical charge control model
In the classical model, the electrons induced at the semiconductor-insulator
interface of a MOSFET form a classical electron gas and behave essentially in the same
way as electrons in a bulk semiconductor [53]. This assumption is valid only if the
thickness of the inversion layer is much larger than the deBroglie wavelength. In the
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scaled-down MOSFETs, with oxide thickness reaching well below 100 A, the inversion
layer thickness may become smaller than the deBroglie wavelength. In such a scenario,
inversion carriers in the inversion layer are confined in the potential well very close to the
silicon surface and should be treated quantum-mechanically as a two-dimensional gas,
especially at high normal fields. The energy levels of electrons are grouped in discrete
subbands, each of which corresponds to a quantized level for motion in the normal
direction [54]. If the electrons are represented as wavefunctions, then the nature of the
electron distribution in the inversion-layer differs significantly from the case in which the
electrons are treated as classical particles, as shown in Fig. 3.1 below (not to scale).
c
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Distance from surface
Fig. 3.1: Electron distribution (not to scale) using classical and quantum-mechanical
model.
The classical model fails to take into account the quantization of energy levels in
the potential well at the semiconductor-insulator interface in the direction perpendicular
to the Si-Si02 interface for accurate calculation of inversion charge.
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3.3 Quantum mechanical model
As devices shrink to nanometer scales, their dimensions begin to approach the
wavelength of the electron. The operation of deep-submicron MOSFETs is now entering
a regime in which quantum-mechanical effects become noticeable and classical physics is
no longer sufficient for accurate modeling of operating characteristics. The finite
thickness of the inversion layer, mostly due to quantum-mechanical effects, not only
causes a discrepancy between the oxide capacitance and the measured capacitance but
also degrades the transconductance [55, 56]. It has been shown that the inversion charge
density calculated quantum-mechanically is smaller than that calculated classically for a
given gate voltage, thus affecting the shift of the subthreshold curves [57]. Therefore, the
inversion charge carrier density must be accurately calculated using the quantum
mechanical model to better understand device physics and modeling. Since the
pioneering research by Stem and Howard [51] to model inversion charge carrier by
solving the Poisson- Schrodinger equations self-consistently, a number of articles
concerning the self-consistent solution of Poisson- Schrodinger equations have been
published and research on this subject is still being carried out.
In this work, inversion layer charge in single- and double-gate devices is
calculated by solving Poisson and Schrodinger equations self-consistently to incorporate
the effect of energy level quantization at the interface. When energy bands are bent
strongly near a semiconductor-insulator interface, the potential well formed by the
interface barrier and the electrostatic potential in the semiconductor can be narrow
enough that quantum-mechanical effects become important. Only a given carrier type is
treated quantum-mechanically when confined by the surface potential. When electrons
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are confined, the electrical characteristics of an MOS structure are modeled by solving
the coupled effective-mass Schrodinger and Poisson equations self-consistently [58]:
-^tt^M+vW^M=M*) (3-D2m ox
where, .x-direction is given by direction perpendicular to interface and going into
substrate,
h = modified Planck's constant,
f;c) = electron wave function
m = effective mass of an electron,
V(x) = varying potential along the x-direction,
E - electron energy (eV)
and
d2V
-[-n-NA + p +ND] (3-2)dx2
e(x)
where, NA is the substrate doping concentration,
(x) is the permittivity of the material along x-direction.
The wave function y/(x) in (3-1) and the electron density n(x) (Si and Si02 regions) in
(3-2) are related by using Fermi-Dirac statistics:
n(x)=rizlsim_2lln 1+exP
nh , ,
where, j = number of eigen states,
Eft = electron quasi-Fermi energy,
E(i) = electron eigen energy,
kT
l^,,(x)l2
(3-3)
26
and gt and m*, are the ith valley degeneracy and the ith density-of-states effective mass,
respectively. To find the eigenfunctions and eigenenergies of an electron, Schrodinger's
(3-1) and Poisson's equations (3-2) have to be solved self-consistently.
In this work, inversion layer charge in bulk and SOIMOSFETs has been modeled
using the above system of equations. The interaction between the front and back
inversion layers in double-gate SOI devices has been studied as a function of the silicon
film thickness and electron concentration. The quantum mechanical model has been used
to calculate the threshold voltage as explained in Section. 4.2.
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Chapter4
Devices and their I-Vmodeling
4. 1 Types ofMOSFETs under study
4.2 Threshold voltage calculation
4.3 l-Vmodeling of single-gate Bulk MOSFET
4.4 l-Vmodeling of single- and double- gate SOIMOSFET
4.1 Types ofMOSFETs under study
Much work has already been done on transistor scaling limits [59] and on the role
of non-equilibrium carrier transport [60]. Continuous scaling of MOSFETs to the
nanometer range gives rise to numerous short-channel effects such as drain induced
barrier lowering, punchthrough, velocity saturation, hot electron effects, etc., which are
not observed in long-channel transistors. In order to face the arising problems, new
device architectures such as Silicon-On-Insulator (SOI) MOSFETs, Double Gate FETs
(DGFETs), FinFETs, Tri-Gate FETs, etc. are being devised, which are more effective in
preventing short-channel effects. Hitherto, little attention has been paid to noise
properties, and much work is still needed for a deeper physics-based understanding of
noise behavior in nanoscaled electron devices. This work aims at physics-based modeling
and characterization of nanoscaled non-conventional FETs, and extending the existing
low frequency noise theory ofMOSFETs to these structures.
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The model developed in this work is used to simulate three types of devices,
which are the single-gate (BULK) MOSFET, single-gate (SOI) MOSFET and double-
gate (SOI) MOSFET.
4.2 Threshold voltage calculation
To calculate the threshold voltage of the device, the unified charge control model
(UCCM) has been used [61]. The unified charge control model is based on quantum
mechanical formulation of the two-dimensional electron gas (2DEG) formed in silicon
inversion layers. It gives the relationship to calculate inversion charge density, ,- as a
function of gate-to-source voltage, Vgs for a given oxide thickness. The unified charge
control model for an n-channelMOSFET is given as:
VGS ~VTH =7]VT ln^+ a(n,,v -n0) (4-1)
nnlo
where
a = q
1
'
____ _)_0
K ox Si J
= 1
' 1 p
+-
C C
\ ox inv J
(4-2)
Vgs = applied gate-to-source voltage,
Vth = threshold voltage,
7 = ideality factor related to subthreshold characteristics,
V> = thermal voltage,
q = electron charge,
eox
-
permittivity of silicon dioxide,
Esi = permittivity of silicon,
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C TjVT
n0 = , the sheet charge density at threshold voltage derived later in this section,
2q
Ad = effective width of 2DEG at strong inversion.
The value of Ad for an n-channel device with substrate doping of 1 x
1017 cm"3is
of the order of 1 1 [61]. As the value ofAd is negligible as compared to oxide thickness
of the device, the term Adlesi is very small as compared to toxleox. Rearranging (4-1) and
taking its derivative with respect to Vgs to find gate-to-channel capacitance:
dVGS TjVT + aninv
where Cgc is the gate-to-channel capacitance calculated using the quantum mechanical
model. Taking the second derivative of (4-1) with respect to Vgs-
, =A., <WU (4-4,
dVGS dVcs {r?VT+anim)
It can be deduced by equating the derivative of (4-4) to zero that it reaches its maximum
value at:
nim=^ (4-5)2a
Defining the threshold voltage as the point where (4-4) reaches its maximum value leads
to:
-^-,andC\w v =Q- =^l^
2a
sc Vcs-V 3a 3
",nv lv -v = "o = - aM Cg \v _ -* -*==- (4-6)in gs- th u n _ S GS~VTH o _ n v '
In other words, the threshold voltage of the device can be defined as the point where the
gate-to-channel capacitance is one third of the maximum gate-to-channel capacitance
Cgcmax, which is the same as the oxide capacitance.
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4.3 /-Vmodeling of single-gate (Bulk) MOSFET
A short channel MOSFET model based on pseudo-two dimensional analysis for
the drain region is used in this work [62] to model l-V characteristics of single-gate
MOSFET. The model incorporates second order effects such as mobility degradation,
velocity saturation, and short channel effects such as channel length modulation. The
model takes into account the dependence of electrical characteristics on processing
parameters. With continuous channel length scaling, the maximum channel electric field
is increasing. Most of the l-Vmodels in literature are based on the two-section approach,
which consists of dividing the channel length into two regions, namely low-field and
high-field region [32]. The gradual channel approximation is used in the region extending
from the source to the point of saturation.
Gate
Si02
P O
OCR-
EsAT
Jibx
Source
-?c\y
BJUC
-JEi(y)j
?U
Drain
Xd(y)
L-h k
X
Fig. 4.1: Cross section of single-gate MOSFET showing source, drain region and
Gaussian surface (ABCD) [62].
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In the drain region having length U as shown in Fig. 4.1, beyond the point of
saturation the gradual channel approximation fails and a two-dimensional (2D) approach
is needed to solve the problem.
In the literature, there are several analytical approaches used to find ld and the
channel field in the drain region. These approaches can be classified into two major
categories:
1) Constant field gradient approximation.
2) Quasi 2-D approximation.
Constant field gradient approximation assumes the gradient of the channel field to be
constant and is based on solution of the 1-D Poisson's equation. Although the models
based on constant field gradient approximation are simple, it fails to provide exact
analysis of channel field in the vicinity of the drain region.
The models based on a quasi 2-D approximation select a Gaussian surface,
accounting for the charge in the drain region and Gauss's law is applied to the surface
sides [63]. A second-order differential equation in the channel potential is obtained,
which is solved according to the given boundary conditions to yield the channel potential
and channel lateral field inside the drain region. Most models assume a rectangular box
for the Gaussian surface. The depth of the rectangle is assumed equal to the depletion
region depth at the point of saturation in El-Mansy model [63]. In the unified model [62],
the depth of rectangular Gaussian box is assumed constant relative to drain junction
depth. The model used in this work is based on pseudo-2D analysis of a rectangular
Gaussian surface in the drain region of depth Xav, as shown in Fig. 4.1. As already
mentioned earlier, the analysis incorporates the electrical
characteristics'dependence on
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device processing parameters such as junction depth, oxide thickness, channel width,
channel length and doping profile.
In linear mode of operation, the drain current ofMOS transistor is given by:
IDL=W\Qn{y)\v{y) (4-7)
where, W is the width of the channel, Q is the inversion layer charge per unit area under
the gate and v(y) is the drift velocity. Introducing a geometrical factor F [64] to account
for short channel effects and using the gradual channel approximation, the inversion
charge layer can be written as:
Qn{y) = C0X[Vc-V{y)-K,Fp^B+VSB+V{y)
where
(4-8)
V'g =Vc-2b -Vfb , and K, = ^2esqNAIC0X (4-9)
Cox is the oxide capacitance per unit area, VFB is the flat band voltage, VSb is the substrate
voltage and y/B is the fermi-potential. With a Taylor's expansion around V(y) = 0, and
retaining two terms of the expansion, Qn(y) is expressed as:
Qn(y) = Cox[vc-vT-2a0v(y)], (4-10)
where
2a0 =\+K,FI2^2y/B+VSB and VT = 2yB +VFB + KxFj2yrB +VSB (4-11)
Due to the combined action of the normal electric field at Si-Si02 interface and the lateral
electric field, the mobility of electrons in the inversion layer is less than the bulk. The
surface mobility dependence on the both the lateral and vertical field is expressed by:
U = (4-12)
l+ 9m(VGS-VTH)l+E{y)/Ec
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where n0 is the low field mobility, 6m is empirically determined and is inversely
proportional to the oxide thickness [32]. The field Ec is a varying parameter used to
calculate the lateral field at the transition point. Using (4-7) (4-12) and integrating over
the channel length L, the drain current expression in the linear region of operation is
given as:
I =WU C (V~VTH-aoVDs)VDS r4 ,-.DL /i -
L(l+VDS/LEC)
(413)
where
Meff = r^ r (4-14)1 + 0 (V -V )l^um\YGS VTH J
At the drain end of the region, the drain voltage Vdsat at which the charge carriers reach
their high field limiting velocity, vsat defines the transition from the linear to the
saturation region. At drain voltages higher that Vdsat, the interface between high and low
field regions along the channel moves toward the source, resulting in the channel length
modulation effect. As mentioned earlier, a two-section approach is used to model the
saturation region of operation. The drain current in the saturation region is given by (4-
13), except that the effective channel length is L-U, and Vds is replaced by Vdsat- The
drain current is given by:
/ = Idsat (4-151DS
l~ldILeq
(415)
where
Leq=L{\ +VDSATILEc) and IDSAT = IDL \Vbs=Vdsat- To evaluate (4-15), determination of
both the length of the high field region ld, and the saturation voltage Vdsat is required.
Also, the lateral field at transition point is unknown. This is in contradiction with the use
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of a piecewise linear velocity-field relationship [62], which defines the saturation field by
Ec. It is assumed that in the drain region, the mobile electrons are spread over an average
depth given by Xav = (Xj +Xj)l2, where X] is the depletion region depth at the transition
point and-X, is the drain junction depth, as shown in Fig. 4.1. Applying Gauss's law to the
rectangle ABCD in Fig. 4.1,
" y A y y
j e,ESATdx+ \esEl{y)dy+ J e,E{y)dx- \eoxEoxdy = -q\ \(n +NA)dx dy (4-16)
where ESat, Eox, E](y) and E(y) are the electric fields perpendicular to the boundaries AB,
AD, BC and CD respectively. E](y) is found by solving the 1-D Poisson's equation:
d2_qNA
dx e.
(4-17)
subject to the boundary conditions, iff = = 0 at x = xd (y) . With an assumption thatdx
the depletion layer boundary in the drain region varies linearly with the lateral dimension,
which is Xdiy) = ky + X], where the slope, k = (WD - X])/ld and WD is the depletion layer
depth at the drain junction, Ej(y) can be expressed as:
3(y)=vM*y+*i-*J (4-18)
The mobile charge density, Qm in the drain region can be given as:
Qm=-q]ndx= -1 (4-19)
o wv{Esat)
Differentiating (4-16) with respect to y, and combining with (4-18) and (4-19) gives:
dE p I
qNAXl+qNAky +esXav---^(VG-V(y))= D^ (4-20)dy Kx Wv{esat)
Also, in strong inversion the channel charge can be given by:
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aNAX^C0I(VG-VDSAT) (4-21)
Substituting (4-21) into (4-20) and using dE(y)/dy = gives:
d2V(y) , , x
-Sfl-A2(v{y)-VDSAT)
= KA2y +C (4-22)
where
A2=C0X/Xaves,
C = IDSATlXavesWv{ESAT),and
IC_kqNA
Cox
Applying boundary conditions:
at y = 0, V(y) = Vdsat and E(y) = ESat and solving (4-22) gives [62]:
^(>') = ^7+(C/A2)(cosh(Av)-l) + (l/A)(lMrl+^)sinh(Ay)-/fy (4-23)
and,
l(y)MEwlcosh(Ay)+ K(cosh(A)>)-l)+ (C/A)sinh(Ay) (4-24)
At the drain end, using (4-23) gives:
VDS=VDSAT+(ClA2)(cosh(Ald)-l)+ (llA)(\ESAT\+K)smh(Ald)-Kld (4-25)
(4-25) can be used to compute ld. Using (4-7), (4-10) and (4-13), an additional equation
relating Vdsatand ESat can be obtained as (see Appendix):
a0VDSATESAT {L+VDSAT/EC)+ {VG -Vt -a0VDSAT )
f E V ^
V TF SAT
Y DSAT
V DSAT LjI2'SAT j-,
V hc J
= 0 (4-26)
Also, using (4-13) and (4-15) gives [62]:
\ESAT
I3
/E2m+ \ESAT \-E02l2 = 0 (4-27)
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where
E
1 (V0 VT a0V )VDSAT
lV a0+(yc-y7)/Lc
02 <*
(4-25), (4-26) and (4-27) form a system of equations that can be solved
numerically for a given gate voltage VG to find the saturation voltage Vdsat, the channel
field at saturation ESat and the drain region length ld. These values can be then used to get
the Ids VDs characteristics. A submicron (L = 0.25 pm single-gate MOSFET was
simulated and verified with experimental data using this model. The results are presented
in Chapter 5.
4.4 l-Vmodeling of single- and double- gate SOIMOSFET
As MOSFET scaling aggressively continues down to the sub-50 nm scale, single-
and double-gate (DG) devices on SOI substrates are likely to replace conventional bulk
devices [65]. The advantage of SOI devices are higher current drive, higher
transconductance, and smaller subthreshold swing as compared to bulk devices. Cross-
sections of single- and double-gate SOI MOSFET are shown in Fig. 4.2a and 4.2b,
respectively.
Source Top Gate Drain
Fig. 4.2a: Cross section of single-gate SOI Fig. 4.2b: Cross section of double-gate SOI
MOSFET MOSFET
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A comprehensive, physically representative charge-based model for the small
geometry enhancement-mode MOSFET fabricated in thin SOI films is used in this work
to model electrical characteristics [66]. The model accounts for the predominant short-
channel effects such as threshold voltage reduction due to charge sharing, channel-
conductivity enhancement due to drain bias, field-dependent carrier velocity including
velocity saturation and mobility degradation, and channel length modulation. Fig. 4.3
shows a cross-sectional view of a generic n-channel SOIMOSFET.
Front gate
Fig. 4.3: Cross-sectional view of generic n-channel SOIMOSFET.
In short-channel bulk MOSFETs, the threshold voltage defined for low drain-
source voltage is reduced due to depletion charge sharing by the source and drain under
the gate [32]. In the SOI device, the coupling between the front and back gates influences
this charge sharing. The thin film is assumed to be completely depleted in strong
inversion, except for sheets of surface charge Qcjo and Qcw at the front and back surfaces,
respectively. (The subscripts /and b refer to the front and back surfaces, and the subscript
0 refers to the solution for zero drain-source voltage.) The potential of the front surface,
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y/sfl) is approximately constant between the source and drain, equal to twice the Fermi
potential of the neutral film, to which all potentials are referred. At the back interface, the
potential varies from the junction built-in potential (Vi,,-) in the source and drain regions,
to a surface potential ysbo mid-way between the source and drain. The depletion charge
associated with gate, source and drain may be regionally divided into three portions as
shown in Fig. 4.4.
1 Front oxide 1
1 1
n+
\ Depleted film /
\ 1 /
2\ / 3
n+
i
c oxided Bac
Fig. 4.4: Cross-sectional view of SOI MOSFET showing completely depleted film and
the regions 1, 2, and 3 controlled by gates, source and drain respectively [66].
The first portion is defined by a trapezoid and the effective depletion charge per
unit area controlled by the gates is given as:
Qb{eff)=-qNAtb(l-d/L)~Qb(l-dlL) (4-28)
where, Qb equals -qNAtb and tb is the film thickness. From [67], under the condition that
drain-to-source voltage, VDS, is zero, replacing Qb by Qb(eff) gives:
and,
QcfO - %/ V -Vf-yGJS Y FB
r
c
^
c
Qcbo=-ciob V -VyGbS y FB
1+C>
C,
Ch Qbleff)Vsfo+-prVsbo+^7r1
Qh,
ob J Loi ^ob
(4-29)
(4-30)
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where,
Q =s^tb'Cof =ox/tof,Cof =ox/tobare the front and back oxide capacitances per unit
area and VFb and V'fb are the front- and back-gate flat-band voltages. VGfs and VGbs are
the applied front and back bias voltages.
The effective lateral component of the electric field Eb(eff) at the back interface in
the model is approximated as [67]:
e t
_,
e t
_.s ob "i *ob
where the depletion charge results in the first term and the second and third terms are due
to fringing fields from region 1 and from the source to the back gate. The terms,/ and^
are empirical parameters [67]. The term, d in (4-28) can be now analytically
approximated as:
d-{Vbi-sbo)IEb[eff) (4-32)
With the application of Vds, the channel charge is modulated indirectly through the two-
dimensional Poisson equation in the film and directly through the gradient induced in
surface potential along the channel. The model used in this work is based on Vos-induced
change in the channel charge, AQC/ [66]. The potentials \j/(x, y), \j/Sf(y) and \|/Sb(y) as well
as charges Qcf(y) and Qcb(y) change by amounts A\|/(x, y), A\|/sf(y), A\|/sb(y), AQc/y) and
AQcb(y), respectively, on application of Vds.
Writing Laplace's equation for incremental channel potential gives:
a2(A^) a2(A^) n
-^
+-^1 = 0 (4-33)
The boundary conditions for (4-33) are:
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Ay,{x,ti) =Q,A{x,L)=VDS,A{0,y) = Ay/sf{y),Ays{tb,y) =Asb{y) (4-34)
Assuming that the two partial derivatives are not strongly coupled in (4-33) to obtain the
closed form solution, and extrapolating for long channel case for which each term is zero
[66]:
ri2(A^) d2(Ay/)
where, r\ is an empirical constant, which approaches zero as L increases. Integrating (4-
35) for the limit y = 0 to y = L:
7] = (2/L2)[VDS+AEy{0)L} = (2fL2)VDS (4-36)
as the incremental longitudinal field at the source is much less than average field VdsIL.
Following the mathematical derivation in [67], and inserting the condition that Ay/sb
equals zero, when the back surface is accumulated and AQcb equals zero, when the back
surface is depleted, a general expression for AQCf (y) as a function of Ay/^(y) can be
obtained as:
AQ(f(y) = Cof(l + a)AVrsf(y)-/3estb7J/2 (4-37)
where a = CbIC0f and /? =1 for accumulation at the back surface, and for depletion at the
back surface a = CbCobl((Cb + Cob) C0f) and /? =1 -t- Cbl(Cb + Cob).
To get the general expression for Vds > 0, the incremental surface potentials and charges
are added to the solution for Vds = 0.
The steady-state channel current in the triode mode of operation is:
iDS=-wQAy)4y) (4-38)
Using a piecewise-continuous model for the carrier velocity in the channel [66]:
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V(y)=
^'^)'
-, forv{y)<vtl+Meff\E{y)\l2vSAT
=vSAT, otherwise
SAT
(4-39)
where fieff is the low-(longitudinal)-field mobility, which is affected by the transverse
field Ex in the channel. The dependence along the channel is modeled in terms of average
field, Ex (y) in the channel [67]:
l+ 0Ex(y)
M=T-& (4-40)
The average transverse field in the channel, from the solution of Vds = 0 and VDs > 0 is
expressed as [67]:
*(- V -VYGfS yTf ^+2^-(x-m)+& Vra-(l-ar)A^ (y) (4-41)
where a and /? are as defined previously. With (4-41), (4-40) can be rewritten as:
/v=- M (4-42)
\-BAsf{y)
where /u and B are bias-dependent but spatially constant parameters [67]. Using the
velocity expression given by (4-39) and the effective mobility expression given by (4-
42), (4-38) can be written as:
2vSAT dy dy
(4-43)
Integrating (4-43) from the source (y = 0) to drain (y = L), we get the drain current in the
linear region as:
WM<ff(Q2A)-Q2AL))
'DS
2Cof (l + )L(l + (/v I2vsatL)Vds)
(4-44)
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where jueff = and/g is defined such that \Ay/sfdy = fBVDSL . In the saturation1-/bBVds o
mode of operation, a high longitudinal electric field occurs near the drain, causing the
carrier velocity to saturate. The channel current in saturation mode can be expressed as:
lDS=-WQALe)VSAT (4-45)
where Le < L due to channel length modulation. In the saturation mode, the channel is
divided into two regions, one in which the velocity is field dependent and the other in
which the velocity is saturated. At the boundary between two regions, y = Le, Vos(eff)
equals Ay/sf(Le). In the region 0 < y < Le, (4-44) with L and Vds replaced by Le and Vos(eff)
expresses Idsat, which when equated to (4-45) gives Vos(eff) as a function of Le. To fully
characterize Idsat, another expression relating Vos(eff) and Le is needed to get the solution
for Le.
A cross section of SOIMOSFET is shown in Fig. 4.5. Gauss's law is applied to
X
Source
y = Lt
Gaussian
surface
Drain
-X-
Field-dependent velocity Saturated velocity
Fig. 4.5: Schematic cross section along the length of the channel, with SOI MOSFET in
saturation showing field dependent and saturated velocity regions.
the shaded narrow strip shown in the region to derive a differential equation in Ay/^y)
[67]:
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?Sdy2 \Ay/dx = CofAsf + CobAYsb - AQ4 - AQ.cb (4-46)
Using Ai//sf(Le) - V05e^and with a, /? and n previously defined, following [67], a second-
order differential equation can be obtained as:
2Cof(l+ a)(Asf-VD(SAT]) 2TJ
dy
Wsf)-
C/J
+-
P
(4-47)
The boundary conditions for (4-47) are
d(^Wsf) 2v"SAT
dy Meff
at y = Le and A\f/sf (L) = VDS . The solution of (4-47), for tb < L, gives
[67]:
L-L=L,~l sinh l'd V '
Meff [VDS VDS(eff) )
2VsatK
(4-48)
where,
K=h CJ
ni/2
2C0/(l +)
and,
Ld is length of high field region. The combination of the expression for Vns(eff) discussed
previously and (4-48) gives a transcendental equation for Le that can be solved
numerically in few iterations. Once the value of Le is found out, the drain current in
saturation region can be calculated. A block diagram describing steps for numerical
simulation of / - V characteristics in SOI MOSFETs is shown in Fig. 4.6. A single-gate
SOI MOSFET and a double-gate SOI MOSFET were simulated and verified with
experimental data using the above described model.
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Input all device parameters and constants
such as gate- length, device width.
temperature, charge of an electron, etc.
Calculate both front and back gate channel
charges at zero drain voltage. Qcp and Qcba,
using (4-29) and (4-30). for applied gate-bias.
Calculate the incremental change in channel
charge. AQcj(y). under application ofdrain
voltage using (4-37) and add to channel
charge at zero drain voltage.
For a given VDS, initialize VDS^ff, and
calculate the value ofhigh- field region length
La (4-48) and using Ld equate drain current in
linear and saturation mode (4-44) & (4-4f ) to
find VDsat-
yes
NC
Calculate the drain current in saturation
mode, replacing L and VDSby L-Ld and VDs(eff,
in (4-44).
Calculate the drain current in linear mode,
using (4-44).
Fig. 4.6: Block diagram to model /- V characteristic in SOIMOSFETs.
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5.1 Quantum modeling results
With the quantum mechanical model, as explained in Chapter 3 (Section. 3.3),
the inversion charge has been calculated in a single-gate (BULK) MOSFET, a single-gate
(SOI) MOSFET and a double-gate (SOI) MOSFET. The quantum mechanical model was
developed and simulated by Islam .
The variation in inversion charge density (Ninv) with respect to applied
gate voltage for a submicron (LG = 0.25 urn) single-gate (bulk) NMOS device for
different silicon doping levels is shown in Fig. 5.1. As explained in Chapter 4 (Section
4.2), the threshold voltage for the device is defined as the voltage where gate-to-channel
capacitance reaches one-third of its maximum value. The peak of the derivative of
channel capacitance with respect to applied gate-to-source voltage coincides with the VGs
at which the gate-to-channel capacitance has risen to one-third of its maximum value and
that voltage is defined as threshold voltage. For a single-gate (bulk) n-channel FET, the
threshold voltage changes from 0.11 V to 0.65 V as the p-type substrate doping
!Dr Syed S. Islam, Private Communication 46
concentration changes from 1 x 1017 cm"3to 8 x 1017 cm"3. For the 0.25 urn single-gate
(Bulk) MOSFET (NA = 4 x 1017 cm"3, t<* = 5.6 nm), 0.91 urn single-gate (SOI) MOSFET
((U = 10 nm, tSi = 95 nm, NA = 1 x 1015 cm"3) and 0.33 urn double-gate (toX = 1 1 nm, tSi
= 60 nm, NA = 1 x 1015 cm"3) NMOS under consideration, it was found to be 0.46 V,
-0.1 V and -0.13 V, respectively.
1 OOF-uld
E
o,
| 1.00E+13
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J2 1.00E+12
o
1
<?r vW^ingle gate (Bulk)
/Id MOSFET
/ 9 1 ^ox = ^'^ nm
c 1.00E+11 ; fff NA = 1 X 1017 cm-3(0)o
'2
>
1 nnpj.m -
Iff NA = 4 x 1017 cm3(o)J J rj NA = 8 x 1017 cm3 (D)
-0.5 0.5 1.5 2.5
Gate Voltage (V)
Fig. 5.1: Inversion charge density for single-gate (Bulk) MOSFET (A^ = lx
1017 cm"3
(0), 4 x
1017 cm"3
(o) and 8 x
1017 cm"3(D)).
The variation in inversion charge density with respect to applied gate voltage for a
0.91 urn single-gate (SOI) NMOS device for silicon doping of 1 x 1015 cm"3is shown in
Fig. 5.2. Fig. 5.3 shows the variation in inversion charge density with respect to applied
gate voltage for a 0.33 urn double-gate (SOI) NMOS device with p-type substrate and
silicon doping concentration of
lxlO15 cm"3
and oxide thickness 1 1 nm.
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Fig. 5.2: Inversion charge density for single-gate (SOI) MOSFET (NA = lx
1015
cm"3).
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Fig. 5.3: Inversion charge density for double-gate (SOI) MOSFET (NA = lx
1015
cm"3)
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As expected, the inversion charge density is greater in the double-gate device
because of the effects of two symmetrical gates. The distribution of inversion charge
density with respect to channel depth for various silicon thicknesses for a double-gate
MOSFET is shown in Fig. 5.4. The threshold voltage changes from -0.012 V to -0.007 V
as silicon thickness (tsd changes from 5 nm to 7 nm. As seen, the inversion charge
concentration is higher in double-gate with lower silicon thickness.
AC-or
1C+i3
tsj = 5 nm
* 3E+25
CD
s>
CO
g 2E+25 / \ tsi = 7nn\ / \
c
o
e
9* 1E+25 / Double gate MOSFET \
c
/ \ \
u
() 2 4 6
Channel depth (nm)
Fig. 5.4: Inversion charge profile of double-gate MOSFET for different silicon
thicknesses (tSi = 5 nm, tSi = 7 nm, A^ = lx
1015
)
Fig. 5.5 and Fig. 5.6 show variation of gate-to-channel capacitance (Cgc) with
applied gate voltage for single-gate (Bulk) and single-gate (SOI) MOSFET, respectively.
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Fig. 5.5: Plot of channel-to-gate capacitance for single-gate (Bulk) MOSFET
(NA = lx 1017 cm"3(0), 4 x
1017 cm"3
(o) and 8 x
1017 cm"3(D)).
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Fig. 5.6: Plot of channel-to-gate capacitance for single-gate (SOI) MOSFET
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Fig. 5.7: Plot of channel-to-gate capacitance for double-gate (SOI) MOSFET
(NA = lx 1015 cm"3).
Fig. 5.7 shows variation of gate-to-channel capacitance (Cgc) with applied gate
voltage for double-gate (SOI) MOSFET. Again, as expected Cgc is higher for double-gate
than single-gate. The roll-off observed for gate-to-channel capacitance in double-gate
device in Fig. 5.7 for Vgs > 0.1 V can be attributed to small silicon film thickness and
polysilicon gate depletion. In modem MOSFET technologies, polysilicon is heavily
doped to have conducting characteristics like a metal [32]. At higher applied gate-bias,
the depletion region is formed under the gate resulting in thickening of the effective oxide
thickness. The resulting small value of the capacitance becomes a dominant factor at
higher gate bias as it is in series with gate capacitance component associated with the
oxide layer.
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5.2 l-Vmodeling results
The l-Vmodel developed in Chapter 4 (Section. 4.3) is used to simulate a single-
gate (Bulk) MOSFET and the results have been matched with experimental data [68].
Table. 5.1 lists the parameters used for simulation.
Table 5.1: Single-gate (Bulk) n-channelMOSFET parameters.
Device parameters Value
Substrate doping, NSUb (cm3) 4xl017
Oxide thickness, r_oX (nm) 5.6
Width (urn) 10
Length (um) 0.25
Junction depth, x (um) 0.16
Low-field mobility (cm /V-sec) 600
Oxide field effect parameter, 8, (V1) 0.055
Saturation velocity, Vsat, (cm/sec) IxlO7
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Fig. 5.8: Comparison of calculated l-V characteristics of single-gate (Bulk)
MOSFET (solid line) with measurement [68] (symbols). Top curve: VGs = 3.0
V, step: -0.5 V
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The only adjusting parameter used in the model is the field, Ec which has been
used as a varying parameter to calculate the lateral field at the transition point. The value
of Ec used in this work is 0.6 xlO4 V/cm. Fig. 5.8 shows the calculated IDs-VDS
characteristics and a comparison with experimental data for single-gate (Bulk) [68]
MOSFET.
The parameters used for the simulation of single- and double-gate (SOI)
MOSFET are listed in Table. 5.2 and Table 5.3, respectively. Fig. 5.9 and Fig. 5.10 show
the calculated Ids-Vds characteristics using the l-V model developed in Chapter 4
(Section. 4.4) and a comparison with experimental data for a single- [69] and a double-
gate (SOI) [70] MOSFET, respectively.
Table. 5.2: Single-gate (SOI) n-channelMOSFET parameters.
Device parameters Value
Substrate doping, NSUb (cm"3) IxlO15
Silicon film thickness, tSj (nm) 95
Oxide thickness, toX (nm) 10
Buried oxide thickness, tsox (nm) 350
Width (um) 8
Length (um) 0.91
Low-field mobility (cm2/V-sec) 1000
Saturation velocity, Vsat, (cm/sec) IxlO7
Table. 5.3: Double-gate (SOI) n-channel MOSFET parameters.
Device parameters Value
Substrate doping, NSUb (cm3) IxlO15
Silicon film thickness, ts; (nm) 60
Oxide thickness, toX (nm) 11
Width (p.m) 10
Length (um) 0.33
Low-field mobility (cm2/V-sec) 900
Saturation velocity, Vsat, (cm/sec) IxlO7
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Fig. 5.9. Comparison of calculated l-V characteristics of single-gate (SOI)
MOSFET (solid line) with measurement [69] (symbols). Top curve: Vgs = 3.0
V, step: -1.0 V
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The discrepancy observed in the simulated results as compared with the experimental
data of drain current for the MOSFETs under study can be explained on the basis of
channel carrier transport model used in characterizing the drain current, the effect of
source-drain parasitic resistances, the effect of increase in effective thickness gate oxide
due to shape of the inversion region, polysilicon gate depletion, electron tunneling
through gate insulator due to thin gate oxide etc [32]. The I- Vmodels used in this work
does not account for the effect of gate capacitance component associated with gate
depletion and electron tunneling through gate. The two-piece carrier velocity model used
in this work does not predict the parabolic dependence of carrier velocity on lateral
electric field accurately, as observed in the literature [71] and overestimates the drain
current in the device. The parabolic dependence of electron drift velocity is modeled
using an empirical expression in [72], and can be used to get better match of I - V
characteristics. The source-drain resistance reduces the value of the MOSFET drain
current and accurate prediction of source-drain resistance is very important for
calculating the drain current.
5.3 Low frequency noise modeling results
After modeling the inversion charge in the devices and calculating the drain
current, the low frequency noise model developed in Chapter 2 (Section. 2.3) is used to
calculate the bias dependence of low-frequency drain current noise spectrum (A2/Hz) for
the devices under consideration. The drain current noise spectrum has been calculated for
varying drain voltage at fixed gate bias and also for varying gate bias at fixed drain
voltage. All the calculations are done at frequency, /= 100 Hz and at temperature, T =
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300 K. At such a low frequency, thermal noise in MOSFETs is negligible as compared to
flicker noise. As mentioned earlier (Section 2.2.2), Hooge's parameter should be modified
for MOSFETs as more than one scattering mechanism exist. Although in this work, the
Hooge's parameter has been taken as constant, it is found to be dependent on applied gate
bias and oxide thickness [46]. The measured value ofHooge's parameter for MOSFETs is
consistently smaller than 2 x 10"3, the value predicted by Hooge for homogeneous
samples. The value of Hooge's parameter used in this work for the n-channel bulk
MOSFTET and the n-channel SOI MOSFET is 2.9 x 10"6 [71] and 7 x
10"4 [72]. The low
frequency drain current noise power with respect to applied gate bias based on the flicker
noise model developed in this work for a single-gate (Bulk) n-channel MOSFET
fabricated by a conventional 3 pm CMOS technology (NA = 1 x 1015 cm"3, tox = 50 nm, W
= 9.5 pm, L - 4.5 pm) is shown and compared with experimental data [25] in Fig. 5.11.
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Fig. 5.1 1: Comparison of calculated (solid line) drain current noise power of single-
gate (Bulk) MOSFET, L = 4.5 pm with varying gate bias at frequency, /= 100 Hz
with measurements (symbol) [25].
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The solid line represents simulation results based on the noise model, whereas the
symbols are measurements. An excellent agreement between measurement and
simulation is observed. The drain current noise power is observed to change as the device
region of operation changes from weak inversion to strong inversion, with varying gate
voltage. The low frequency drain current noise power with respect to applied gate bias
based on the flicker noise model developed in this work for a submicron single-gate
(Bulk) n-channel MOSFET, L = 0.25 pm is shown in Fig. 5.12. Fig. 5.13 shows the low
frequency drain current noise power with respect to applied drain bias at fixed gate
voltage for the submicron single-gate (Bulk) n-channel MOSFET. The drain current noise
power has been calculated in strong inversion and it tends to saturate once the drain
current ceases to increase with the drain voltage.
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Fig. 5.12: Calculated drain current noise power of single-gate (Bulk)
MOSFET, L = 0.25 pm with varying drain bias at frequency, /= 100 Hz.
57
1E-11
N
X
<
CO
o
z
c
3
o
c
ra
>_
Q
1E-12
Single gate (Bulk)
MOSFET
tox = 5.6 nm
NA = 4 x 1017 cm3
VGS=3V
0.5 1 1.5 2
Drain Voltage (V)
2.5
Fig. 5.13: Calculated drain current noise power of single-gate (Bulk)
MOSFET, L = 0.25 pm with varying drain bias at frequency, /= 100 Hz.
The low frequency drain current noise power with respect to applied gate bias
based on the flicker noise model for the considered single-gate (SOI) n-channel MOSFET
is shown in Fig. 5.14. Fig. 5.15 shows the low frequency drain current noise power with
respect to applied drain bias at fixed gate voltage for the considered single-gate (SOI) n-
channel MOSFET.
The difference in drain current noise power of a single-gate (SOI) n-channel
MOSFET compared to that of a single-gate (Bulk) n-channel MOSFET can be attributed
to differences in inversion charge carrier density, oxide trap energy density, effective
mobility fluctuations and Hooge's parameter.
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Fig. 5.14: Calculated drain current noise power of single-gate (SOI) MOSFET
with varying gate bias at frequency, /= 100 Hz.
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Fig. 5.15: Calculated drain current noise power of single-gate (SOI) MOSFET
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The calculated drain current noise power for the considered double-gate (SOI)
MOSFET for varying gate bias is shown in Fig. 5.16. As expected, the drain current noise
power in the double-gate device is comparatively higher than in the single-gate device
owing to the fact that inversion charge carrier density in the double-gate device is greater
than in the single-gate device. Fig. 5.17 shows the drain bias dependence of the drain
current noise power of the considered double-gate (SOI) device, for a fixed gate bias.
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Fig. 5.16: Calculated drain current noise power of double-gate (SOI)
MOSFET with varying gate bias at frequency, /= 100 Hz.
60
1E-12
I
a>
(A
o
\ 1E-13
<3
c
I
1E-14
Vns=3V
Double gateMOSFET
tsi = 60 nm
tox = 11 nm
NA = 1 x
1015
cm
3
W/L = 10/0.33 (pim)
2 3
Drain Voltage (V)
Fig. 5.17: Calculated drain current noise power of double-gate (SOI)
MOSFET with varying drain bias at frequency, /= 100 Hz.
Also, higher drain current noise power in SOI devices than in bulk devices can be
explained by the higher value ofHooge's parameter in SOI devices than in bulk devices,
as the drain current noise power is directly proportional to Hooge's parameter in the low
frequency noise model.
61
Chapter6
Conclusions and Future Work
6.1 Conclusions
6.2 Future work
6.1 Conclusions
The low frequency noise (IIf) of MOSFETs plays critical roles in determining
characteristics of analog and RF circuits such as oscillator phase noise, and dynamic
range of broadband amplifiers. Therefore its origin, related 1// noise theories, and its
modeling have been studied.
In Chapter 2, in order to study and analyze 1// noise of MOSFETs, the
fundamental features of a MIS (Metal-Insulator-Semiconductor) system such as traps,
and barrier heights, as well as physical nature of electrons and holes are discussed
because these are directly involved in the llf noise generation mechanisms such as
trapping-detrapping. Also, several existing llf noise models such as the number
fluctuation model, the mobility fluctuation model, and the correlated model have been
discussed to better understand the noise generation mechanism. An extension of the
correlated model is developed and described.
Chapter 3 discusses the inversion charge density modeling in MOSFETs. The
limitations of the classical model to accurately predict inversion charge density and the
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need for quantum mechanical modeling have been discussed. The quantum mechanical
model based on self-consistent solution of Poisson- Schrodinger equations and Fermi-
Dirac statistics has been explained. The quantum calculations have been used to
accurately predict the threshold voltage of devices.
In Chapter 4, the types of devices under consideration and their I - Vmodeling is
described. Modeling of single-gate bulk MOSFET and single- and double-gate SOI
MOSFET is discussed in detail. The calculation of threshold voltage using a unified
charge control model has been explained.
Finally in Chapter 5, results of quantum mechanical modeling, I - Vmodeling of
devices under study, and low frequency noise modeling have been presented.
In summary, the fundamentals of llf noise, the llf noise generation mechanisms, and
modeling of llf noise have been studied in this work. The model developed takes into
account the quantization of energy levels in the potential well formed at semiconductor-
insulator interface in MOSFETs, short-channel effects in I - V modeling of devices, and
correlated l//noise generation mechanisms.
6.2 Future work
The model developed in this work has used Hooge's parameter as an empirical
constant. The dependence of Hooge's parameter on applied gate bias and oxide thickness
can be studied and incorporated in the low frequency noise model. The I -Vmodeling in
this work can be used to develop a small-signal model of devices under study, and
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subsequently a high frequency model can be developed to explain the complete noise
behavior of devices.
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Appendix
Derivation of (2-12)
Derivation of (2- 14)
Derivation of (4-26)
Derivation of (2-12)
The coordinates x, y, and z correspond to the coordinates as shown in Fig. 2.1.
According to number fluctuation theory, the power spectral density of the mean square
fluctuation in the number of occupied traps is given as:
M*/)- f f4*(**'>A*t'-^i+l(^)*^ <A'1)
where,
/, = [1+ exp ( E, -
Efn)/kT\'x is the trap occupancy function,
Efi, is the electron quasi-Fermi level,
CO = 271/ is the angular frequency,
N,(E,x,y,z) is the distribution of the traps in the oxide and over the energy,
t(E,x,y,z) is the trapping time constant, and
Tox is the oxide thickness, and Ec - Ev is the silicon energy gap.
The trapping time constant is given by:
T = T0{E)exp(yx) (A-2)
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where, Xq(E) is the time constant at the interface and y is the attenuation coefficient of the
electron wave function in the oxide.
Choose xj such that the traps for x > x\ have a time constant that is so long that
their effect on the noise cannot be measured. Assuming a uniform trap distribution for 0 <
x < x\ and zero traps outside, we get normalized distribution which can be expressed as:
Ax AtIt , . . ,. ,
j_ In (*,/*)
where x i is the time constant of trap at xj. Replacing Ax by jc/g(x)Ax and integrating (A-l)
with respect to t between the limits xo and x i we get:
SAN,(y,f)=
[' [Nt(E,x,y,z)Ayft(l-f,)AzAE- *' (A-4)
for 1/x i < CO < 1/x o. Since ft(l -f,) function has a sharp peak near quasi-Fermi level Eft,,
introducing a parameter, Nt(Ejn) given as:
N,(Efi,)=)Nl(E,x,y,z)fl(l-f,)AE (A-5)
and integrating (A-4) with respect to energy, we get:
*, (*/)- fN.^Aytej^^ (A-6)
Next, integrating (A-6) with respect to z between the limits 0 and W, we get, since
ln(xi/xo) = yxj (from (A-2)) ,
5>./)^,(^)A,7^
=^%^ (A-7)
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Derivation of (2-14)
Following Section 2.3, the drain current noise power is given by (2-14):
kTIi fi-
M/)=^4*.fe)
R
N Meff
dy (A-8)
The drain current, ID can be expressed as:
ID=Wq(N)jUeff dV_dy (A-9)
Also, rearranging the terms we can get:
R
N
N
+ anteff = (l+ ajueffNR->)2^_N (A-10)
Using (A-9) and (A-10) in (A-8), and changing the limit of integration from 0 to L, to 0 to
Vd, (A-8) can be expressed as:
^(f)'^J^['^,)^MNR-i^dV (A-ll)
Derivation of (4-26)
Following Section 4.3, the drain current in linear region is given as:
lDL=W\a,{y)\v{y) (A-12)
where,
Qn(y) = Cox[VG-VT-2a0V(y)] (A-13)
Integrating over the channel length L and following Section 4.3, the drain current is given
by:
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IDL=W<ueffC0X
\YGS yTH OiTDSHlDS
L{1+VDSILEC)
(A-14)
In saturation region, substituting VDs with Vdsat in (A-13) and (A-14), and then equating
(A- 12) to the right hand side of (A-14), we get:
\ yGS
~
yTH
~ a0'DSAT I yD
\ yGS yTH ^a0YDSAT ) ^SAT ~ '
' SAT
(L+VDS/Ec)
(A-15)
Rearranging the terms in (A-15), an expression between Vdsat and ESat can be obtained
as:
aOyDSAT^SAT V^+ yDSAT
' ^c) + \YG YT a0Y DSAT ) V -LEyDSAT '-''-'SAT
E V^SAT y DSAT
VC J
= 0 (A-16)
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